

WHAT IS CLAIMED IS:

1. A lateral metal-oxide semiconductor field effect transistor (MOSFET), comprising:
 - a silicon carbide layer located over or within a substrate of a semiconductor wafer, a gate formed on the silicon carbide layer; and
 - source and drain regions located in the silicon carbide layer and laterally offset from the gate.
 2. The MOSFET as recited in Claim 1 wherein the silicon carbide layer has a breakdown voltage greater than a breakdown voltage of silicon.
 3. The MOSFET as recited in Claim 2 wherein the silicon carbide layer has a breakdown voltage of at least about 10 volts.
 4. The MOSFET as recited in Claim 1 wherein the source and drain regions are doped with an N-type dopant.
 5. The MOSFET as recited in Claim 1 wherein the source and drain regions are formed in a tub doped with a P-type dopant.

6. The ~~MOSFET as recited in Claim 1~~ further comprising a
2 buried oxide layer formed in the substrate.

7. The ~~MOSFET as recited in Claim 1~~ wherein the silicon
2 carbide layer is formed on the substrate.

8. The ~~MOSFET as recited in Claim 7~~ wherein the substrate
2 comprises silicon and the silicon carbide is a 3C silicon carbide.

9. The ~~MOSFET as recited in Claim 1~~ wherein the MOSFET is
located on a semiconductor wafer that includes a CMOS device.

10. The ~~MOSFET as recited in Claim 1~~ wherein the ~~MOSFET~~ is a
power switch employed in a power train of a power converter.

1
2 11. A method of forming a lateral metal-oxide semiconductor
3 field effect transistor (MOSFET) over or within a substrate of a
semiconductor wafer, comprising:

4 forming a silicon carbide layer over the substrate;
5 forming a gate on the silicon carbide layer; and
6 forming source and drain regions in the silicon carbide layer
7 laterally offset from the gate.

2 12. The method as recited in Claim 11 further comprising
annealing the source and drain regions at about 1200° C.

2 13. The method as recited in Claim 11 further comprising
3 forming a buried oxide layer.

2 14. The method as recited in Claim 13 wherein forming a
3 buried oxide layer includes forming a buried oxide layer in the
substrate.

2 15. The method as recited in Claim 11 wherein forming source
3 and drain regions comprises implanting an N-type dopant into the
silicon carbide layer.

16. The method as recited in Claim 11 wherein forming source
2 and drain regions comprises forming the source and drain regions in
3 a tub doped with a P-type dopant.

17. The method as recited in Claim 11 wherein forming a
2 silicon carbide layer includes forming the silicon carbide layer on
3 the substrate.

18. The method as recited in Claim 17 wherein forming a
2 silicon carbide layer on the substrate includes forming a 3C
3 silicon carbide layer on a silicon substrate.

19. The method as recited in Claim 11 further comprising
2 configuring the MOSFET as a power switch and integrating the MOSFET
3 into a power converter.

20. The method as recited in Claim 11 wherein forming a
2 MOSFET includes forming the MOSFET on a semiconductor wafer that
3 includes a CMOS device.

21. A power converter, comprising:

2 an isolation transformer;

3 a primary side power switch coupled to a primary winding of
4 the isolation transformer, and a secondary side power switch
5 coupled to a secondary winding of the isolation transformer,
6 wherein at least one of the primary side power switch or the
7 secondary side power switch is a lateral metal-oxide semiconductor
8 field effect transistor (MOSFET) formed over or within a substrate
9 of a silicon wafer;

10 a drive circuit coupled to the secondary side power switch and
11 including a complementary metal oxide semiconductor (CMOS) device
12 formed on a silicon substrate and having an operating voltage, the
13 MOSFET having a breakdown voltage higher than the operating voltage
14 of the CMOS device;

15 an output inductor coupled to the secondary side power switch;

16 and

17 an output capacitor coupled to the output inductor.

22. The power converter as recited in Claim 21 wherein the

2 MOSFET includes:

3 a silicon carbide layer located over or within the substrate,

4 a gate formed on the silicon carbide layer, and

5 source and drain regions located in the silicon carbide layer

6 and laterally offset from the gate.

23. The power converter as recited in Claim 21 wherein the

2 operating voltage ranges from about 3 volts to 5 volts and the

3 breakdown voltage ranges from about 10 volts to 30 volts.

24. The power converter as recited in Claim 21 further
comprising a buried oxide layer.

25. The power converter as recited in Claim 24 wherein the
buried oxide layer is located in the substrate.

26. The power converter as recited in Claim 21 wherein the

2 source and drain regions are doped with an N-type dopant.

27. The power converter as recited in Claim 21 wherein the

2 silicon carbide is 3C silicon carbide.

28. The power converter as recited in Claim 21 wherein the
2 source and drain regions are formed in a tub doped with a P-type
3 dopant.

29. The power converter as recited in Claim 21 wherein the
2 silicon carbide layer is formed on the silicon substrate.

30. The power converter as recited in Claim 21 wherein the
2 gate comprises polysilicon and the substrate comprises silicon
3 doped with a P-type dopant.

31. A method of forming a power converter, comprising:

2 forming an isolation transformer;

3 forming a primary side power switch coupled to a primary
4 winding of the isolation transformer;

5 forming a secondary side power switch coupled to a secondary
6 winding of the isolation transformer, at least one of the primary
7 side power switch and the secondary side power switch being a
8 lateral metal-oxide semiconductor field effect transistor (MOSFET)
9 formed over or within a substrate of a silicon wafer;

10 forming a drive circuit coupled to the secondary side power
11 switch and including a complementary metal oxide semiconductor
12 (CMOS) device formed on a silicon substrate and having an operating
13 voltage, the MOSFET having a breakdown voltage higher than the
14 operating voltage of the CMOS device;

15 forming an output inductor coupled to the secondary side power
16 switch; and

17 forming an output capacitor coupled to the output inductor,
18 the secondary side power switch.

32. The method as recited in Claim 31 wherein forming a
2 MOSFET includes:

3 forming a silicon carbide layer over or within the substrate;
4 forming a gate on the silicon carbide layer; and
5 forming source and drain regions in the silicon carbide layer
6 and in contact with the gate.

33. The method as recited in Claim 31 further comprising
2 annealing the source and drain regions at about 1200° C.

34. The method as recited in Claim 31 further comprising
forming a buried oxide layer.

35. The method as recited in Claim 34 wherein forming a
buried oxide layer includes forming a buried oxide layer in the
3 substrate.

36. The method as recited in Claim 31 wherein forming the
2 source and drain regions comprises implanting an N-type dopant into
3 the silicon carbide layer.

2 37. The method as recited in Claim 31 wherein forming the
source and drain regions comprises forming the source and drain
regions in a tub doped with a P-type dopant.

2 38. The method as recited in Claim 31 wherein forming a
silicon carbide layer includes forming the silicon carbide layer on
the substrate.

2 39. The method as recited in Claim 31 wherein forming the
silicon carbide layer on the substrate includes forming the silicon
carbide layer on a silicon substrate.

2 40. The method as recited in Claim 31 further comprising
forming an oxide layer over the silicon carbide layer employing
chemical vapor deposition.

2 41. The method as recited in Claim 40 further comprising
annealing the oxide layer at about 950° C.

2 42. The method as recited in Claim 31 wherein forming a
silicon carbide layer includes forming a 3C silicon carbide layer.

43. The method as recited in Claim 31 wherein forming a CMOS
2 device includes forming the CMOS device to have an operating
3 voltage ranging from about 3 volts to about 5 volts and forming a
4 MOSFET includes forming a MOSFET having a breakdown voltage ranging
5 from about 10 volts to about 30 volts.

add
C'>

add
2.